yield loss debugging

Validation Signature Testing: A Methodology for Post-Silicon Validation of Analog/Mixed-Signal Circuits

Due to the use of scaled technologies, high levels of integration and high speeds of today's mixed-signal SoCs, the problem of validating correct operation of the SoC under electrical bugs and that of debugging yield loss due to unmodeled …